FIG. 1


31L
30L
30R
31R
DLLA
IORLij
IOSLij
M9L
YPLi
YGLi
M10L
DLLL
RPDL
M11L
FPC
DLL
M9R
M10R
DLPL
DLNL
MML
PCDL
RPCL
M26L
M27L
DTL
DLLR
M28L
RDLL
M11R
M20L
M21L
M24L
TRL
PCL
M22L
G-BLL
ECL
M23L
M25L
VMML
DDCL
SLL
M5L
RSAL
SLA
VSA
SLP
SLN
SL
SLR
RSAR
M5R
M23R
M25R
VMMR
DDCR
M22R
ECR
M21R
M2
G-BLR
M20R
TRR
M24R
RPCR
PCR
FPC
MMR
PCDR
SDi
WL
SSi
MC
M1
DTR
M26R
M27R
M28R
RDLR
DLRL
M8L
M7L
M6L
DLRA
IOSRij
YPRi
YGRi
M7R
M6R
IORRij
DLRR
RPDR
DLPR
M8R
DLNR
DLR
WDRV
POWER OF WORD DRIVER
VRW1 THROUGH 3 (READ VOLTAGE)
VWW (WRITE VOLTAGE)
VWV0 THROUGH 3 (WRITE VERIFY VOLTAGE)
VWE1 AND 2 (WRITE ERRATIC DETECTING VOLTAGE)
VWDS (WRITE DISTURB DETECTING VOLTAGE)
VEW (ERASE VOLTAGE)
VEV (ERASE VERIFY VOLTAGE)

FIG. 2


1
8
9
6
3
X-
ADDRESS
BUFFER
X-
ADDRESS
DECODER
MEMORY MAT
DATA LATCH
SENSE LATCH
5
21
7
17
16
13
15
I/O0
I/O7
MULTI-
PLEXER
INPUT
BUFFER
DATA
CONTROL
CIRCUIT
Y-GATE
ARRAY CIRCUIT
Y-ADDRESS
DECODER
OUTPUT
BUFFER
11
R/Bb
Vcc
Vss
Y-ADDRESS
COUNTER
12
CEb
OEb
WEb
SC
RESb
CDEb
CONTROL
SIGNAL
BUFFER
CIRCUIT
18
MODE CONTROL CIRCUIT
STATUS REGISTER
20
INTERNAL POWER
CIRCUIT
21
19
180

FIG. 3



FIG. 4

OPERATING MODE	COMMAND
READ	00H
WRITE	1FH
ADDITIONAL WRITE	10H
ERASE	20H

FIG. 5

	DESIGNATION	DEFINITION
I/O7	Ready/$\overline{\text{Busy}}$	"V_{OH}"=Ready "V_{OL}"=Busy
I/O6	Reserved	
I/O5	Erase Check	"V_{OH}"=Fail "V_{OL}"=Pass
I/O4	Program Check	"V_{OH}"=Fail "V_{OL}"=Pass
I/O3	Reserved	
I/O2	Reserved	
I/O1	Reserved	
I/O0	Reserved	

STATUS REGISTER

FIG. 6


DLLA
I/O4
~
I/O7
Y-GATE ARRAY CIRCUIT
13
DLL (UPPER DATA LATCH) ARRAY
31L
SWITCH CIRCUIT/ OPERATIONAL CIRCUIT ARRAY
MML (MEMORY MAT)
30L
SWITCH CIRCUIT/ OPERATIONAL CIRCUIT ARRAY
SLA
SL (SENSE/LATCH) ARRAY
30R
SWITCH CIRCUIT/ OPERATIONAL CIRCUIT ARRAY
MMR (MEMORY MAT)
31R
SWITCH CIRCUIT/ OPERATIONAL CIRCUIT ARRAY
DLR (LOWER DATA LATCH) ARRAY
I/O0
~
I/O3
DLRA
3
I/O4
I/O7
DLL
DLL
WORD LINE
BIT LINE
G-BLL
G-BLL
SLL
SLL
SL
SL
SLR
SLR
WORD LINE
BIT LINE
G-BLR
G-BLR
DLR
DLR
I/O0
I/O3

FIG. 7

WRITE DATA	I/O		DLL	DLR
	4	0		
01	0	1	0	1
00	0	0	0	0
10	1	0	1	0
11	1	1	1	1

INPUT WRITE DATA

FIG. 8



THRESHOLD VOLTAGE DISTRIBUTION OF MEMORY CELLS

FIG. 9

SECTOR BATCH ERASE (ONE-WORD CONCURRENCE)	
WRITE EVERY BITS (ONE-WORD CONCURRENCE)	

OPERATING VOLTAGE

FIG. 10



ERASE STATE

FIG. 11


CEb/WEb/
RESb/CDEb/
OEb
CONTROL SIGNAL INPUT BUFFER
19A
DATA OUTPUT CONTROL CIRCUIT
19B
SC
SYSTEM CLOCK GENERATOR
COMMON IO (4I/O)
13
9
DLRA
MMR
SLA
MML
DLLA
COMMAND DATA
COMMAND DECODER
ROM CONTROL CIRCUIT
ROM (STATE INFORMATION)
ROM DECODER
R/Bb
R/B
STATUS REGISTER TEST CIRCUIT
I/O0
I/O1
I/O2
I/O3
I/O4
I/O5
I/O6
I/O7
INPUT/OUTPUT BUFFER
70
M. A.
170
CPU
18
11
16
20
MEMORY DATA
ADDRESS DATA
POWER CONTROL CIRCUIT
POWER SWITCHING CIRCUIT
CHARGE PUMP DEBOOST CIRCUIT
REFERENCE POWER
12
ADDRESS COUNTER
RELIEVE CIRCUIT
ADDRESS GENERATOR
120
REDUNDANT FUSE TRIMMING FUSE

FIG. 12

		SELECTED BLOCK		UNSELECTED BLOCK	
		SELECTED WORD	UNSELECTED WORD	SELECTED WORD	UNSELECTED WORD
READ					
ERASE					
WRITE	WRITE DATA				
	NON-WRITE DATA				
	VERIFY				
	ERRATIC DETECTION DISTURB DETECTION				

FIG. 13


READ
READ VRW1
RS1
TRANSFER DATA TO DATA LATCH (FOR LOWER BIT)
RS2
READ VRW2
RS3
TRANSFER DATA TO DATA LATCH (FOR UPPER BIT)
RS4
READ VRW3
RS5
OPERATE
RS6
TRANSFER DATA TO DATA LATCH (FOR LOWER BIT)
RS7
END

FIG. 14


Vth (V)
6
5
4
3
2
1
0
'01'
'00'
'10'
'11'
VRW3=4.0V
VRW2=3.2V
VRW1=2.4V
THRESHOLD VOLTAGE DISTRIBUTION OF MEMORY CELLS

FIG. 15

WRITE/ADDITIONAL WRITE FLOW



FIG. 16


'01' WRITE
DATA LATCH PROCESSING
WS10
'01' WRITE
WS11
DATA LATCH PROCESSING
WS12
WS13
WRITE VERIFY
VWV3 ?
FAIL
PASS
TO '00' WRITE

FIG. 17


LOGIC COMBINING PROCESS
COMBINATION OF LOWER BITS
EXECUTE VRW3-BASED READING
WS20
EXECUTE VRW1-BASED READING
WS21
OPERATION 1 (VRW1, VRW3)
WS22
OPERATION 2
(OPERATION 1, DL DATA)
WS23
DATA TRANSFER
OPERATIONAL RESULT TO DL (LOWER BIT)
WS24
COMBINATION OF UPPER BITS
EXECUTE VRW2-BASED READING
WS25
OPERATION 3 (VRW2, DL DATA)
WS26
DATA TRANSFER
OPERATIONAL RESULT TO DL (UPPER BIT)
WS27
TO ERASE BACK

FIG. 18(A)



FIG. 18(B)



FIG. 18(C)



FIG. 18(D)



FIG. 18(E)



FIG. 18(F)



FIG. 19


ERASE FLOW
ERASE
ES1
ERASE VERIFY 1
VEV ?
PASS
FAIL
ERASE
ES2
ES3
ERASE VERIFY 2
VEV ?
FAIL
ERASE
PASS
ES4
'11'
ERRATIC DETECTION
VWV0 ?
FAIL
PASS
ES5
SET WRITE BIT
SELECTIVE WRITE
ES6
WRITE VERIFY
VWV0 ?
FAIL
ES7
PASS
ES8
'11'
ERRATIC DETECTION
VWDS ?
PASS
FAIL
ES9
HAS FAIL
REACHED n TIMES
?
NO
YES
END
ABNORMAL END
DEPLETE PREVENTING PROCESS
DISTURB DETECTION

FIG. 20(A)



FIG. 20(B)



FIG. 21

DATA LATCH PROCESSING	CONTENTS OF OPERATION (SENSE LATCH DATA ON SELECTED MAT SIDE)
"01" WRITE DATA	$A+\overline{B}$
"00" WRITE DATA	$A+B$
"10" WRITE DATA	$\overline{A}+B$
"00" ERRATIC DETECTION DATA	$\overline{A+B}$
"10" ERRATIC DETECTION DATA	$A \cdot \overline{B}$
"11" DISTURB DETECTION DATA	$A \cdot B$

A : UPPER DATA B : LOWER DATA

FIG. 22

A UPPER	B LOWER	$A+\overline{B}$	$A+B$	$\overline{A}+B$	$\overline{A+B}$	$A \cdot \overline{B}$	$A \cdot B$
0	1	0	1	1	0	0	0
0	0	1	0	1	1	0	0
1	0	1	1	0	0	1	0
1	1	1	1	1	0	0	1

CONCEPT OF ADDITIONAL WRITING

FIG. 23(A)



FIG. 23(B)



FIG. 23(C)



FIG. 24

LOWER BIT : $a0 \cdot \overline{(b1 \oplus b3)}$

UPPER BIT : $\overline{a1} \oplus \overline{b2}$

a0 : ADDITIONAL WRITE DATA (LOWER BIT)
a1 : ADDITIONAL WRITE DATA (UPPER BIT)
b1 : MEMORY READ DATA (VRW1 (2.4V) READ)
b2 : MEMORY READ DATA (VRW2 (3.2V) READ)
b3 : MEMORY READ DATA (VRW3 (4.0V) READ)
$\oplus$: EXCLUSIVE OR

STATE OF MEMORY CELL	ADDITIONAL WRITE DATA	a1	a0	b1	b2	b3
01	11	1	1	1	1	1
00	11	1	1	1	1	0
10	11	1	1	1	0	0
11	01	0	1	0	0	0
11	00	0	0	0	0	0
11	10	1	0	0	0	0
11	11	1	1	0	0	0

FIG. 25


DLL
G-BLL
SL
G-BLR
DLR
ADDITIONAL WRITE DATA INPUT (STEP 1)
VRW3 READ (STEP 4)
VRW1 READ (STEP 6)
OPERATION 1 (STEP 8)
OPERATION 2 (STEP 11)
DL SENSE (STEP 12)
VRW2 READ (STEP 16)
DATA TRANSFER (STEP18)
OPERATION 3 (STEP 19)
DL SENSE (STEP 21)
a1
/a1
/b3
b3
b1
/(b1⊕/b3)
b1⊕b3
/a0+(b1⊕b3)
/(/a0+(b1⊕b3))
/b2
b2
/a1⊕/b2
/(/a1⊕/b2)
/a1⊕b2
/a0
a0
UPPER BIT
LOWER BIT

FIG. 26


READ SEQUENCE
VRW1 READ
VRW2 READ
VRW3 READ & OPERATION
STEP
CONTENTS
STEP 1
STEP 2
STEP 3
STEP 4
STEP 5
STEP 6
STEP 7
STEP 8
STEP 9
STEP 10
VRW1 READ
SL(R) → DLR DATA TRANSFER
VRW2 READ
SL(L) → DLL DATA TRANSFER
VRW3 READ
G-BLL/R CLEAR
DLR → G-BLR DATA TRANSFER
OPERATION (SL(R), G-BLR)
DLR DATA CLEAR
G-BLR → DLR DATA TRANSFER (DLR SENSE)
DLR
G-BLR
SL(R)
SL(L)
G-BLL
DLL
01
00
10
11

FIG. 27

WRITE SEQUENCE
(1) '01' WRITE

STEP	DATA INPUT	'01' WRITE DATA LATCH					
	STEP 1	STEP 2	STEP 3	STEP 4	STEP 5	STEP 6	STEP 7
CONTENTS	DATA INPUT	DATA TRANSFER DLR → G-BLR G-BLL PRECHARGE	SL SENSE	G-BLL/R DISCHARGE DATA TRANSFER SL(L) → G-BLL	OPERATION (DLL, G-BLL) SL CLEAR	G-BLR PRECHARGE	SL SENSE

CONTENTS	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
01	(1)0					(0)1	(1)0	0.5			0.0	(0)1	(1)0	1	1	0	0	(0)1	(1)0	1.0	1	0	0	(0)1	(1)0	1.0	0	0	0	(0)1	(1)0	1.0	0	0	0.5	(0)1	(1)0	1	1	0	0	(0)1
00	(1)0					(1)0	(1)0	0.5			1.0	(1)0	(1)0	0	0	1	1	(1)0	(1)0	0.0	0	1	0	(1)0	(1)0	0.0	0	0	0	(1)0	(1)0	0.0	0	0	0.5	(1)0	(1)0	0	0	1	1	(1)0
10	(0)1					(1)0	(0)1	0.5			1.0	(1)0	(0)1	0	0	1	1	(1)0	(0)1	0.0	0	1	0	(1)0	(0)1	0.0	0	0	0	(1)0	(0)1	0.0	0	0	0.5	(1)0	(0)1	0	0	1	1	(1)0
11	(0)1					(0)1	(0)1	0.5			0.0	(0)1	(0)1	1	1	0	0	(0)1	(0)1	1.0	1	0	0	(0)1	(0)1	0.0	0	0	0	(0)1	(0)1	0.0	0	0	0.5	(0)1	(0)1	0	0	1	1	(0)1

(a) (b) (c) (d) (e) (f) (g) (h) (i) (j)

'01' WRITE	'01' WRITE VERIFY				
STEP 8	STEP 9	STEP 10	STEP 11	STEP 12	STEP 13
WRITE	G-BLL/R DISCHARGE G-BLL/R PRECHARGE	MEMORY DISCHARGE (VWV3)	UNSELECTED G-BLR PRECHARGE	SL CLEAR SL SENSE & ALL DETERMINATION	G-BLL/R DISCHARGE SL CLEAR

DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
(1)0	6.0	6.0	0.0	0.0	(0)1	(1)0	0.5	1	0	1.0	(0)1	(1)0	0.5	1	0	1.0	(0)1	(1)0	0.5	1	0	1.0	(0)1	(1)0	0.5	0	1	1.0	(0)1	(1)0	0.0	0	0	0.0	(0)1
(1)0	0.0	0.0	6.0	6.0	(1)0	(1)0	0.5	0	1	1.0	(1)0	(1)0	0.5	0	1	0.0	(1)0	(1)0	0.5	0	1	1.0	(1)0	(1)0	0.5	0	1	1.0	(1)0	(1)0	0.0	0	0	0.0	(1)0
(0)1	0.0	0.0	6.0	6.0	(1)0	(0)1	0.5	0	1	1.0	(1)0	(0)1	0.5	0	1	0.0	(1)0	(0)1	0.5	0	1	1.0	(1)0	(0)1	0.5	0	1	1.0	(1)0	(0)1	0.0	0	0	0.0	(1)0
(0)1	0.0	0.0	6.0	6.0	(0)1	(0)1	0.5	0	1	1.0	(0)1	(0)1	0.5	0	1	0.0	(0)1	(0)1	0.5	0	1	1.0	(0)1	(0)1	0.5	0	1	1.0	(0)1	(0)1	0.0	0	0	0.0	(0)1

ALL DETERMINATION: TO STEP 8 IF FAIL IS REACHED

FIG. 28

(2) '00' WRITE

STEP	'00' WRITE DATA LATCH																																			
	STEP 14						STEP 15						STEP 16						STEP 17						STEP 18						STEP 19					
CONTENTS	DATA TRANSFER DLR →G-BLR G-BLL PRECHARGE						SL SENSE						G-BLL/R DISCHARGE G-BLL/R PRECHARGE						OPERATION (G-BLL, SL(L))						OPERATION (DLL, G-BLL) SL CLEAR						SL SENSE					
	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
01	(1)0	0.5			0.0	(0)1	(1)0	1	1	0	0	(0)1	(1)0	1.0	1	0	0.5	(0)1	(1)0	0.0	1	0	0.5	(0)1	(1)0	0.0	0	0	0.5	(0)1	(1)0	0	0	1	1	(0)1
00	(1)0	0.5			1.0	(1)0	(1)0	0	0	1	1	(1)0	(1)0	1.0	0	1	0.5	(1)0	(1)0	1.0	0	1	0.5	(1)0	(1)0	1.0	0	0	0.5	(1)0	(1)0	1	1	0	0	(1)0
10	(0)1	0.5			1.0	(1)0	(0)1	0	0	1	1	(1)0	(0)1	1.0	0	1	0.5	(1)0	(0)1	1.0	0	1	0.5	(1)0	(0)1	0.0	0	0	0.5	(1)0	(0)1	0	0	1	1	(1)0
11	(0)1	0.5			0.0	(0)1	(0)1	1	1	0	0	(0)1	(0)1	1.0	1	0	0.5	(0)1	(0)1	0.0	1	0	0.5	(0)1	(0)1	0.0	0	0	0.5	(0)1	(0)1	0	0	1	1	(0)1

'00' WRITE	'00' WRITE VERIFY																																			
STEP 20	STEP 21						STEP 22						STEP 23						STEP 24						STEP 25											
WRITE	G-BLL/R DISCHARGE G-BLL/R PRECHARGE						MEMORY DISCHARGE (VWV2)						UNSELECTED G-BLR PRECHARGE						SL CLEAR SL SENSE & ALL DETERMINATION						G-BLL/R DISCHARGE SL CLEAR											
DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
(1)0	0.0	0.0	6.0	6.0	(0)1	(1)0	0.5	0	1	1.0	(0)1	(1)0	0.5	0	1	1.0	(0)1	(1)0	0.5	0	1	1.0	(0)1	(1)0	0.5	0	1	1.0	(0)1	(1)0	0.0	0	0	0.0	(0)1
(1)0	6.0	6.0	0.0	0.0	(1)0	(1)0	0.5	1	0	1.0	(1)0	(1)0	0.5	1	0	1.0	(1)0	(1)0	0.5	1	0	1.0	(1)0	(1)0	0.5	0	1	1.0	(1)0	(1)0	0.0	0	0	0.0	(1)0
(0)1	0.0	0.0	6.0	6.0	(1)0	(0)1	0.5	0	1	1.0	(1)0	(0)1	0.5	0	1	0.0	(1)0	(0)1	0.5	0	1	1.0	(1)0	(0)1	0.5	0	1	1.0	(1)0	(0)1	0.0	0	0	0.0	(1)0
(0)1	0.0	0.0	6.0	6.0	(0)1	(0)1	0.5	0	1	1.0	(0)1	(0)1	0.5	0	1	0.0	(0)1	(0)1	0.5	0	1	1.0	(0)1	(0)1	0.5	0	1	1.0	(0)1	(0)1	0.0	0	0	0.0	(0)1

ALL DETERMINATION: TO STEP 20 IF FAIL IS REACHED

FIG. 29

(3) '10' WRITE

STEP	'10' WRITE DATA LATCH																																			
	STEP 26						STEP 27						STEP 28						STEP 29						STEP 30						STEP 31					
CONTENTS	DATA TRANSFER DLR → G-BLR G-BLL PRECHARGE						SL SENSE						G-BLL/R DISCHARGE DATA TRANSFER DLL → G-BLL						OPERATION (G-BLL, SL(L))						SL CLEAR G-BLR PRECHARGE						SL SENSE					
	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
01	(1)0	0.5			0.0	(0)1	(1)0	1	1	0	0	(0)1	(1)0	0.0	1	0	0	(0)1	(1)0	0.0	1	0	0	(0)1	(1)0	0.0	0	0	0.5	(0)1	(1)0	0	0	1	1	(0)1
00	(1)0	0.5			1.0	(1)0	(1)0	0	0	1	1	(1)0	(1)0	0.0	0	1	0	(1)0	(1)0	0.0	0	1	0	(1)0	(1)0	0.0	0	0	0.5	(1)0	(1)0	0	0	1	1	(1)0
10	(0)1	0.5			1.0	(1)0	(0)1	0	0	1	1	(1)0	(0)1	1.0	0	1	0	(1)0	(0)1	1.0	0	1	0	(1)0	(0)1	1.0	0	0	0.5	(1)0	(0)1	1	1	0	0	(1)0
11	(0)1	0.5			0.0	(0)1	(0)1	1	1	0	0	(0)1	(0)1	1.0	1	0	0	(0)1	(0)1	0.0	1	0	0	(0)1	(0)1	0.0	0	0	0.5	(0)1	(0)1	0	0	1	1	(0)1

'10' WRITE	'10' WRITE VERIFY																																			
STEP 32	STEP 33						STEP 34						STEP 35						STEP 36						STEP 37											
WRITE	G-BLL/R DISCHARGE G-BLL/R PRECHARGE						MEMORY DISCHARGE (VWV1)						UNSELECTED G-BLR PRECHARGE						SL CLEAR SL SENSE & ALL DETERMINATION						G-BLL/R DISCHARGE SL CLEAR											
DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
(1)0	0.0	0.0	6.0	6.0	(0)1	(1)0	0.5	0	1	1.0	(0)1	(1)0	0.5	0	1	1.0	(0)1	(1)0	0.5	0	1	1.0	(0)1	(1)0	0.5	0	1	1.0	(0)1	(1)0	0.0	0	0	0.0	(0)1
(1)0	0.0	0.0	6.0	6.0	(1)0	(1)0	0.5	0	1	1.0	(1)0	(1)0	0.5	0	1	1.0	(1)0	(1)0	0.5	0	1	1.0	(1)0	(1)0	0.5	0	1	1.0	(1)0	(1)0	0.0	0	0	0.0	(1)0
(0)1	6.0	6.0	0.0	0.0	(1)0	(0)1	0.5	1	0	1.0	(1)0	(0)1	0.5	1	0	1.0	(1)0	(0)1	0.5	1	0	1.0	(1)0	(0)1	0.5	0	1	1.0	(1)0	(0)1	0.0	0	0	0.0	(1)0
(0)1	0.0	0.0	6.0	6.0	(0)1	(0)1	0.5	0	1	1.0	(0)1	(0)1	0.5	0	1	0.0	(0)1	(0)1	0.5	0	1	1.0	(0)1	(0)1	0.5	0	1	1.0	(0)1	(0)1	0.0	0	0	0.0	(0)1

ALL DETERMINATION: TO STEP 32 IF FAIL IS REACHED

FIG. 30

(4) '11' WORD DISTURB DETECTION

STEP	'11' WORD DISTURB DATA LATCH																																			
	STEP 38						STEP 39						STEP 40						STEP 41						STEP 42						STEP 43					
CONTENTS	DATA TRANSFER DLL → G-BLL G-BLR PRECHARGE						SL SENSE						G-BLL/R DISCHARGE G-BLL/R PRECHARGE						OPERATION (SL(R), G-BLR)						OPERATION (G-BLR, DLR) SL CLEAR						SL SENSE					
	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
01	(1)0	0.0			0.5	(0)1	(1)0	0	0	1	1	(0)1	(1)0	0.5	0	1	1.0	(0)1	(1)0	0.5	0	1	0.0	(0)1	(1)0	0.5	0	0	0.0	(0)1	(1)0	1	1	0	0	(0)1
00	(1)0	0.0			0.5	(1)0	(1)0	0	0	1	1	(1)0	(1)0	0.5	0	1	1.0	(1)0	(1)0	0.5	0	1	0.0	(1)0	(1)0	0.5	0	0	0.0	(1)0	(1)0	1	1	0	0	(1)0
10	(0)1	1.0			0.5	(1)0	(0)1	1	1	0	0	(1)0	(0)1	0.5	1	0	1.0	(1)0	(0)1	0.5	1	0	1.0	(1)0	(0)1	0.5	0	0	0.0	(1)0	(0)1	1	1	0	0	(1)0
11	(0)1	1.0			0.5	(0)1	(0)1	1	1	0	0	(0)1	(0)1	0.5	1	0	1.0	(0)1	(0)1	0.5	1	0	1.0	(0)1	(0)1	0.5	0	0	1.0	(0)1	(0)1	0	0	1	1	(0)1

'11' WORD DISTURB DETECTION																																				
STEP 44							STEP 45						STEP 46						STEP 47						STEP 48											
G-BLL/R DISCHARGE							G-BLR SELECT PRECHARGE G-BLL PRECHARGE						MEMORY DISCHARGE (VWDS)						SL CLEAR SL SENSE & ALL DETERMINATION						G-BLL/R DISCHARGE SL CLEAR											
DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
(1)0	0	1	0	0	(0)1	(1)0	0.5	1	0	0.0	(0)1	(1)0	0.5	1	0	0.0	(0)1	(1)0	0.5	1	0	0.0	(0)1	(1)0	0.0	0	0	0.0	(0)1							
(1)0	0	1	0	0	(1)0	(1)0	0.5	1	0	0.0	(1)0	(1)0	0.5	1	0	0.0	(1)0	(1)0	0.5	1	0	0.0	(1)0	(1)0	0.0	0	0	0.0	(1)0							
(0)1	0	1	0	0	(1)0	(0)1	0.5	1	0	0.0	(1)0	(0)1	0.5	1	0	0.0	(1)0	(0)1	0.5	1	0	0.0	(1)0	(0)1	0.0	0	0	0.0	(1)0							
(0)1	0	0	1	0	(0)1	(0)1	0.5	0	1	1.0	(0)1	(0)1	0.5	0	1	0.0	(0)1	(0)1	0.5	1	0	0.0	(0)1	(0)1	0.0	0	0	0.0	(0)1							

ALL DETERMINATION: TO ERASE IF FAIL IS REACHED

FIG. 31

(5) '10' ERRATIC DETECTION

STEP	'10' ERRATIC DATA LATCH																																			
	STEP 49						STEP 50						STEP 51						STEP 52						STEP 53						STEP 54					
CONTENTS	DATA TRANSFER DLL → G-BLL G-BLR PRECHARGE						SL SENSE						G-BLL/R DISCHARGE DATA TRANSFER DLR → G-BLR						OPERATION (SL(R), G-BLR)						SL CLEAR G-BLL PRECHARGE						SL SENSE					
	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
01	(1)0	0.0			0.5	(0)1	(1)0	0	0	1	1	(0)1	(1)0	0	0	1	0.0	(0)1	(1)0	0	0	1	0.0	(0)1	(1)0	0.5	0	0	0.0	(0)1	(1)0	1	1	0	0	(0)1
00	(1)0	0.0			0.5	(1)0	(1)0	0	0	1	1	(1)0	(1)0	0	0	1	1.0	(1)0	(1)0	0	0	1	0.0	(1)0	(1)0	0.5	0	0	0.0	(1)0	(1)0	1	1	0	0	(1)0
10	(0)1	1.0			0.5	(1)0	(0)1	1	1	0	0	(1)0	(0)1	0	1	0	1.0	(1)0	(0)1	0	1	0	1.0	(1)0	(0)1	0.5	0	0	1.0	(1)0	(0)1	0	0	1	1	(1)0
11	(0)1	1.0			0.5	(0)1	(0)1	1	1	0	0	(0)1	(0)1	0	1	0	0.0	(0)1	(0)1	0	1	0	0.0	(0)1	(0)1	0.5	0	0	0.0	(0)1	(0)1	1	1	0	0	(0)1

'10' ERRATIC DETECTION																																				
STEP 55							STEP 56						STEP 57						STEP 58						STEP 59											
G-BLL/R DISCHARGE							G-BLR SELECT PRECHARGE G-BLL PRECHARGE						MEMORY DISCHARGE (VWE1)						SL CLEAR SL SENSE & ALL DETERMINATION						G-BLL/R DISCHARGE SL CLEAR											
DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
(1)0	0	1	0	0	(0)1	(1)0	0.5	1	0	0.0	(0)1	(1)0	0.5	1	0	0.0	(0)1	(1)0	0.5	1	0	0.0	(0)1	(1)0	0.0	0	0	0.0	(0)1							
(1)0	0	1	0	0	(1)0	(1)0	0.5	1	0	0.0	(1)0	(1)0	0.5	1	0	0.0	(1)0	(1)0	0.5	1	0	0.0	(1)0	(1)0	0.0	0	0	0.0	(1)0							
(0)1	0	0	1	0	(1)0	(0)1	0.5	0	1	1.0	(1)0	(0)1	0.5	0	1	0.0	(1)0	(0)1	0.5	1	0	0.0	(1)0	(0)1	0.0	0	0	0.0	(1)0							
(0)1	0	1	0	0	(0)1	(0)1	0.5	1	0	0.0	(0)1	(0)1	0.5	1	0	0.0	(0)1	(0)1	0.5	1	0	0.0	(0)1	(0)1	0.0	0	0	0.0	(0)1							

ALL DETERMINATION: TO ERASE IF FAIL IS REACHED

FIG. 32

(6) '00' ERRATIC DETECTION

STEP	'00' ERRATIC DATA LATCH																																			
	STEP 60						STEP 61						STEP 62						STEP 63						STEP 64						STEP 65					
CONTENTS	DATA TRANSFER DLR→G-BLR G-BLL PRECHARGE						SL SENSE						G-BLL/R DISCHARGE DATA TRANSFER SL(L)→G-BLL						OPERATION (DLL, G-BLL)						SL CLEAR G-BLR PRECHARGE						SL SENSE					
	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
01	(1)0	0.5			0.0	(0)1	(1)0	1	1	0	0	(0)1	(1)0	1.0	1	0	0	(0)1	(1)0	1.0	1	0	0	(0)1	(1)0	1.0	0	0	0.5	(0)1	(1)0	1	1	0	0	(0)1
00	(1)0	0.5			1.0	(1)0	(1)0	0	0	1	1	(1)0	(1)0	0.0	0	1	0	(1)0	(1)0	0.0	0	1	0	(1)0	(1)0	0.0	0	0	0.5	(1)0	(1)0	0	0	1	1	(1)0
10	(0)1	0.5			1.0	(1)0	(0)1	0	0	1	1	(1)0	(0)1	0.0	0	1	0	(1)0	(0)1	1.0	0	1	0	(1)0	(0)1	1.0	0	0	0.5	(1)0	(0)1	1	1	0	0	(1)0
11	(0)1	0.5			0.0	(0)1	(0)1	1	1	0	0	(0)1	(0)1	1.0	1	0	0	(0)1	(0)1	1.0	1	0	0	(0)1	(0)1	1.0	0	0	0.5	(0)1	(0)1	1	1	0	0	(0)1

'00' ERRATIC DETECTION																																				
STEP 66							STEP 67						STEP 68						STEP 69						STEP 70												
G-BLL/R DISCHARGE							G-BLR SELECT PRECHARGE G-BLL PRECHARGE						MEMORY DISCHARGE (VWE2)						SL CLEAR SL SENSE & ALL DETERMINATION						G-BLL/R DISCHARGE SL CLEAR											
DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
(1)0	0	1	0	0	(0)1	(1)0	0.5	1	0	0.0	(0)1	(1)0	0.5	1	0	0.0	(0)1	(1)0	0.5	1	0	0.0	(0)1	(1)0	0.0	0	0	0.0	(0)1						
(1)0	0	0	1	0	(1)0	(1)0	0.5	0	1	1.0	(1)0	(1)0	0.5	0	1	0.0	(1)0	(1)0	0.5	1	0	0.0	(1)0	(1)0	0.0	0	0	0.0	(1)0						
(0)1	0	1	0	0	(1)0	(0)1	0.5	1	0	0.0	(1)0	(0)1	0.5	1	0	0.0	(1)0	(0)1	0.5	1	0	0.0	(1)0	(0)1	0.0	0	0	0.0	(1)0						
(0)1	0	1	0	0	(0)1	(0)1	0.5	1	0	0.0	(0)1	(0)1	0.5	1	0	0.0	(0)1	(0)1	0.5	1	0	0.0	(0)1	(0)1	0.0	0	0	0.0	(0)1						

ALL DETERMINATION: TO ERASE IF FAIL IS REACHED

FIG. 33

3. ADDITIONAL WRITE

STEP		STEP 1						STEP 2						STEP 3					
CONTENTS		DATA INPUT						G-BLL/R PRECHARGE						MEMORY DISCHARGE (VRW3)					
STATE OF MEMORY CELL	WRITE DATA	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
01	11	1(0)					(0)1	1(0)	1			1.0	(0)1	1(0)	0.5			1.0	(0)1
00	11	1(0)					(0)1	1(0)	1			1.0	(0)1	1(0)	0.5			0.0	(0)1
10	11	1(0)					(0)1	1(0)	1			1.0	(0)1	1(0)	0.5			0.0	(0)1
11	01	0(1)					(0)1	0(1)	1			1.0	(0)1	0(1)	0.5			0.0	(0)1
	00	0(1)					(1)0	0(1)	1			1.0	(1)0	0(1)	0.5			0.0	(1)0
	10	1(0)					(1)0	1(0)	1			1.0	(1)0	1(0)	0.5			0.0	(1)0
	11	1(0)					(0)1	1(0)	1			1.0	(0)1	1(0)	0.5			0.0	(0)1

COMBINATION OF LOWER BITS

STEP		STEP 4						STEP 5						STEP 6						STEP 7					
CONTENTS		SL SENSE						G-BLL/R DISCHARGE G-BLL/R PRECHARG						MEMORY DISCHARGE (VRW1)						OPERATION (SL(R), G-BLR)					
STATE OF MEMORY CELL	WRITE DATA	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR (a)
01	11	1(0)	0	0	1	1	(0)1	1(0)	1	0	1	1.0	(0)1	1(0)	1	0	1	1.0	(0)1	1(0)	1	0	1	0.0	(0)1
00	11	1(0)	1	1	0	0	(0)1	1(0)	1	1	0	1.0	(0)1	1(0)	1	1	0	1.0	(0)1	1(0)	1	1	0	1.0	(0)1
10	11	1(0)	1	1	0	0	(0)1	1(0)	1	1	0	1.0	(0)1	1(0)	1	1	0	1.0	(0)1	1(0)	1	1	0	1.0	(0)1
11	01	0(1)	1	1	0	0	(0)1	0(1)	1	1	0	1.0	(0)1	0(1)	1	1	0	0.0	(0)1	0(1)	1	1	0	0.0	(0)1
	00	0(1)	1	1	0	0	(1)0	0(1)	1	1	0	1.0	(1)0	0(1)	1	1	0	0.0	(1)0	0(1)	1	1	0	0.0	(1)0
	10	1(0)	1	1	0	0	(1)0	1(0)	1	1	0	1.0	(1)0	1(0)	1	1	0	0.0	(1)0	1(0)	1	1	0	0.0	(1)0
	11	1(0)	1	1	0	0	(0)1	1(0)	1	1	0	1.0	(0)1	1(0)	1	1	0	0.0	(0)1	1(0)	1	1	0	0.0	(0)1

※ INPUT DATA OF UNSELECT SIDE DL IS THE INVERSE OF NORMAL WRITING

STEP 8						STEP 9						STEP 10					
SL CLEAR SL SENSE						G-BLL/R DISCHARGE						DATA TRANSFER (DLR → G-BLR) DATA TRANSFER (SL(R) → G-BLR)					
DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
1(0)	1	1	0	0	(0)1	1(0)	0.0	1	0	0.0	(0)1	1(0)	0.0	1	0	0.0	(0)1
1(0)	0	0	1	1	(0)1	1(0)	0.0	0	1	0.0	(0)1	1(0)	0.0	0	1	1.0	(0)1
1(0)	0	0	1	1	(0)1	1(0)	0.0	0	1	0.0	(0)1	1(0)	0.0	0	1	1.0	(0)1
0(1)	1	1	0	0	(0)1	0(1)	0.0	1	0	0.0	(0)1	0(1)	0.0	1	0	0.0	(0)1
0(1)	1	1	0	0	(1)0	0(1)	0.0	1	0	0.0	(1)0	0(1)	0.0	1	0	1.0	(1)0
1(0)	1	1	0	0	(1)0	1(0)	0.0	1	0	0.0	(1)0	1(0)	0.0	1	0	1.0	(1)0
1(0)	1	1	0	0	(0)1	1(0)	0.0	1	0	0.0	(0)1	1(0)	0.0	1	0	0.0	(0)1

STEP 11						STEP 12						STEP 13					
SL CLEAR DLR CLEAR						DL SENSE						G-BLL/R DISCHARGE					
DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
1(0)	0.0	0	0	0.0	0	1(0)	0.0	0	0	0.0	0(1)	1(0)	0.0	0	0	0.0	0(1)
1(0)	0.0	0	0	1.0	0	1(0)	0.0	0	0	1.0	1(0)	1(0)	0.0	0	0	0.0	1(0)
1(0)	0.0	0	0	1.0	0	1(0)	0.0	0	0	1.0	1(0)	1(0)	0.0	0	0	0.0	1(0)
0(1)	0.0	0	0	0.0	0	0(1)	0.0	0	0	0.0	0(1)	0(1)	0.0	0	0	0.0	0(1)
0(1)	0.0	0	0	1.0	0	0(1)	0.0	0	0	1.0	1(0)	0(1)	0.0	0	0	0.0	1(0)
1(0)	0.0	0	0	1.0	0	1(0)	0.0	0	0	1.0	1(0)	1(0)	0.0	0	0	0.0	1(0)
1(0)	0.0	0	0	0.0	0	1(0)	0.0	0	0	0.0	0(1)	1(0)	0.0	0	0	0.0	0(1)

FIG. 34

ADDITIONAL WRITE

STEP	COMBINATION OF UPPER BITS																																			
	STEP 14						STEP 15						STEP 16						STEP 17						STEP 18						STEP 19					
CONTENTS	G-BLL/R PRECHARGE						MEMORY DISCHARGE (VRW2)						SL SENSE						G-BLL/R DISCHARGE						DATA TRANSFER (SL(L) →G-BLL) G-BLR PRECHARGE						OPERATION (DLL, G-BLL)					
STATE OF MEMORY CELL	WRITE DATA	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
01	11	1(0)	1	0	0	1.0	0(1)	1(0)	1	0	0	1.0	0(1)	1(0)	0	0	1	1	0(1)	1(0)	0.0	0	1	0.0	0(1)	1(0)	0.0	0	1	0.0	0(1)	1(0)	0.0	0	1	0.0	0(1)
00	11	1(0)	1	0	0	1.0	1(0)	1(0)	1	0	0	1.0	1(0)	1(0)	0	0	1	1	1(0)	1(0)	0.0	0	1	0.0	1(0)	1(0)	0.0	0	1	0.0	1(0)	1(0)	0.0	0	1	0.0	1(0)
10	11	1(0)	1	0	0	1.0	1(0)	1(0)	1	0	0	0.0	1(0)	1(0)	1	1	0	0	1(0)	1(0)	0.0	1	0	0.0	1(0)	1(0)	1.0	1	0	0.0	1(0)	1(0)	1.0	1	0	0.0	1(0)
11	01	0(1)	1	0	0	1.0	0(1)	0(1)	1	0	0	0.0	0(1)	0(1)	1	1	0	0	0(1)	0(1)	0.0	1	0	0.0	0(1)	0(1)	1.0	1	0	0.0	0(1)	0(1)	0.0	1	0	0.0	0(1)
	00	0(1)	1	0	0	1.0	1(0)	0(1)	1	0	0	0.0	1(0)	0(1)	1	1	0	0	1(0)	0(1)	0.0	1	0	0.0	1(0)	0(1)	1.0	1	0	0.0	1(0)	0(1)	0.0	1	0	0.0	1(0)
	10	1(0)	1	0	0	1.0	1(0)	1(0)	1	0	0	0.0	1(0)	1(0)	1	1	0	0	1(0)	1(0)	0.0	1	0	0.0	1(0)	1(0)	1.0	1	0	0.0	1(0)	1(0)	1.0	1	0	0.0	1(0)
	11	1(0)	1	0	0	1.0	0(1)	1(0)	1	0	0	0.0	0(1)	1(0)	1	1	0	0	0(1)	1(0)	0.0	1	0	0.0	0(1)	1(0)	1.0	1	0	0.0	0(1)	1(0)	1.0	1	0	0.0	0(1)

(b)

																			ERASE BACK						WRITE												
STEP 20							STEP 21						STEP 22						STEP 23						TO NORMAL WRITE STEP 2											
SL CLEAR DLL CLEAR							DL SENSE						G-BLL/R DISCHARGE						ERASE																	
DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
0	0.0	0	0	0.0	0(1)	(1)0	0.0	0	0	0.0	0(1)	(1)0	0.0	0	0	0.0	0(1)	(1)0					(0)1	(1)0					(0)1								
0	0.0	0	0	0.0	1(0)	(1)0	0.0	0	0	0.0	1(0)	(1)0	0.0	0	0	0.0	1(0)	(1)0					(1)0	(1)0					(1)0								
0	1.0	0	0	0.0	1(0)	(0)1	1.0	0	0	0.0	1(0)	(0)1	0.0	0	0	0.0	1(0)	(0)1					(1)0	(0)1					(1)0								
0	0.0	0	0	0.0	0(1)	(1)0	0.0	0	0	0.0	0(1)	(1)0	0.0	0	0	0.0	0(1)	(1)0					(0)1	(1)0					(0)1								
0	0.0	0	0	0.0	1(0)	(1)0	0.0	0	0	0.0	1(0)	(1)0	0.0	0	0	0.0	1(0)	(1)0					(1)0	(1)0					(1)0								
0	1.0	0	0	0.0	1(0)	(0)1	1.0	0	0	0.0	1(0)	(0)1	0.0	0	0	0.0	1(0)	(0)1					(1)0	(0)1					(1)0								
0	1.0	0	0	0.0	0(1)	(0)1	1.0	0	0	0.0	0(1)	(0)1	0.0	0	0	0.0	0(1)	(0)1					(0)1	(0)1					(0)1								

FIG. 35

2. ERASE SEQUENCE

STEP	ERASE VERIFY 1																					
	STEP 1						STEP 2						STEP 3						STEP 4					
CONTENTS	G-BLL/R PRECHARGE						MEMORY DISCHARGE (VEV=2.0V)						SL SENSE & ALL DETERMINATION						G-BLL/R DISCHARGE, SL CLEAR					
	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
11		0.5			1.0			0.5			1.0			0	0	1	1			0	0	0	0	
BELOW 11		0.5			1.0			0.5			1.0			0	0	1	1			0	0	0	0	

※ 11: BIT IN WHICH POST-ERASURE Vth IS LESS THAN OR EQUAL TO VEV

ALL DETERMINATION: ERASE END UPON PASS

BELOW 11: BIT IN WHICH Vth OUT OF 11 IS LESS THAN OR EQUAL TO VWV0 (BIT INTENDED FOR WRITEBACK)

ERASE	ERASE VERIFY 2																					
Step 5	Step 6						Step 7						Step 8									
ERASE	G-BLL/R PRECHARGE						MEMORY DISCHARGE (VEV=2.0V)						SL SENSE & ALL DETERMINATION									
DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
							0.5			1.0			0.5			0.0			1	1	0	0	
							0.5			1.0			0.5			0.0			1	1	0	0	

ALL DETERMINATION: TO STEP 5 UPON FAIL

	'11' ERRATIC DETECTION																					
Step 9	Step 10						Step 11						Step 12									
G-BLL/R DISCHARGE, SL CLEAR	G-BLL/R PRECHARGE						MEMORY DISCHARGE (VWV0=1.2V)						SL SENSE & ALL DETERMINATION									
DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
	0	0	0	0			0.5			1.0			0.5			1.0			0	0	1	1	
	0	0	0	0			0.5			1.0			0.5			0.0			1	1	0	0	

(a) ALL DETERMINATION: ERASE END UPON PASS

	WRITE (DEPLETE PREVENTING PROCESS)																					
Step 13	Step 14						Step 15						Step 16									
WRITE	G-BLL/R DISCHARGE G-BLL/R PRECHARGE						MEMORY DISCHARGE (VWV0=1.2V)						SL CLEAR, SL SENSE & ALL DETERMINATION									
DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
	0.0	0.0	6.0	6.0			0.5	0	1	1.0			0.5	0	1	1.0			0	0	1	1	
	6.0	6.0	0.0	0.0			0.5	1	0	1.0			0.5	1	0	1.0			0	0	1	1	

ALL DETERMINATION: TO STEP 13 UPON FAIL

	'11' ERRATIC DETECTION																					
Step 17	Step 18						Step 19						Step 20									
G-BLL/R PRECHARGE	MEMORY DISCHARGE (VWDS)						SL SENSE & ALL DETERMINATION						G-BLL/R DISCHARGE, SL CLEAR									
DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR	DLL	G-BLL	SL(L)	SL(R)	G-BLR	DLR
	0.5			1.0			0.5			0.0			1	1	0	0			0	0	0	0	
	0.5			1.0			0.5			0.0			1	1	0	0			0	0	0	0	

ALL DETERMINATION: ERASE END UPON PASS

FIG. 36


ADDITIONAL WRITE (LOGIC COMBINING PROCESS) OPERATING WAVEFORM
COMBINATION OF LOWER BITS
VRW3 READ
DATA INPUT
SA(1)
COMMAND SA(2)
40H
G-BLp PRECHARGE
MEMORY DISCHARGE
SL CLEAR
SL SENSE
RISE OF WL (0V → 4.0V)
EXTERNAL PIN
/WE
I/O
DATA LATCH (R) RELATION SIGNALS
RPDR
RDLR
PCDR
DTR
DLPR/DLNR
(DLSR/DLRR)
VRD2-Vth=0.5V
VBCUT-Vth
DLPR
DLNR
DLSR
DLRR
INPUT DATA '00', '10'
WORD LINE / BIT LINE / STMOS
SDi
SSi
SELECTED WL
UNSELECTED WL
G-BLL/G-BLR
L-BLL/L-BLR
VCP=7.0V
VRW3=4.0V
VRD1-Vth=1.0V
G-BLR
G-BLL
SENSE LATCH RELATION SIGNALS
(SLL/SLR)
RPCR
DDCR
RSAR
PCR
TR
SLP/SLN
RPCL
DDCL
RSAL
PCL
SLR
SLL
SLP
SLN
VRD1=1.0V+Vth
VRD2=0.5V+Vth
DATA LATCH (L) RELATION SIGNALS
RPDL
RDLL
PCDL
DTL
DLPL/DLNL
(DLSL/DLRL)
DLPL
DLNL
DLSL
DLRL
INPUT DATA '10', '11'
FPC
SUPPLY VSS TO PRD, RDL
SUPPLY VCC TO RPC

FIG. 37

ADDITIONAL WRITE (LOGIC COMBINING PROCESS) OPERATING WAVEFORM



FIG. 38

ADDITIONAL WRITE (LOGIC COMBINING PROCESS) OPERATING WAVEFORM



FIG. 39


ADDITIONAL WRITE (LOGIC COMBINING PROCESS) OPERATING WAVEFORM
COMBINATION OF UPPER BITS
VRW2 READ
G-BL PRECHARGE
MEMORY DISCHARGE
G-BL DISCHARGE
DATA TRANSFER
OPERATION
DL RESET
DL PRECHARGE
EXTERNAL PIN
/WE
I/O
RISE OF WL
(0V → 3.2V)
SL CLEAR
SL SENSE
G-BL PRECHARGE
DL CLEAR
SL CLEAR
DL SENSE
DATA LATCH (R) RELATION SIGNALS
RPDR
RDLR
PCDR
DTR
DLPR/DLNR
(DLSR/DLRR)
DLPR
DLNR
DLUL
DLUR
WORD LINE / BIT LINE / STMOS
SDi
SSi
SELECTED WL
UNSELECTED WL
G-BLL/G-BLR
L-BLL/L-BLR
VCP=7.0V
VSS
VRW2=3.2V
VRD1-Vth=1.0V
VRD2-Vth=0.5V
G-BLL
G-BLR
MEMORY CELL DATA '01', '00'
SENSE LATCH RELATION SIGNALS
(SLL/SLR)
RPCR
DDCR
RSAR
PCR
TR
SLP/SLN
RPCL
DDCL
RSAL
PCL
VBCUT-Vth
SLR
SLL
VRD1=1.0V+Vth
VRD2=0.5V+Vth
VCC
SLP0
SLN0
DATA LATCH (L) RELATION SIGNALS
RPDL
RDLL
PCDL
DTL
DLPL/DLNL
(DLSL/DLRL)
FPC
SUPPLY VCC TO RPC
SUPPLY VCC TO RPC, PC
SUPPLY VSS TO PCD
SUPPLY VSS TO RPD
SUPPLY VCC TO RPD

FIG. 40


199
191
STANDARD BUS
DATA
ADDRESS
190A
193
WRITE BUFFER
198
1
FLASH MEMORY
197
(SECTOR MANAGEMENT TABLE)
(NUMBER-OF-REWRITINGS MANAGEMENT TABLE)
(EEPROM)
MANAGEMENT TABLE MEMORY
190
ADDRESS BUS
DATA BUS
DATA
BUS INTERFACE UNIT
ECC CIRCUIT
MICROCOMPUTER
192
194
195

FIG. 41



PRECHARGE
- OPERATION UNSELECT MAT ⟶ G-BLL=0.5V (VIA M24L)
- OPERATION SELECT MAT ⟶ G-BLR=1V (VIA M24R)

WRITE VERIFY
- WRITE COMPLETION : G-BLR=1V
- WRITE UNCOMPLETION : G-BLR=0V (DISCHARGE VIA MC)

MASK PRECHARGE
- SLR=0 : WRITE SELECT
- SLR=1 : WRITE UNSELECT ⟶ G-BLR=1V (PRECHARGE VIA M20R, M21R)

LATCH
- SLR=0 : WRITE UNCOMPLETION
- SLR=1 : WRITE COMPLETION

FIG. 42


17A
200
INPUT DATA BUFFER CIRCUIT
ADDRESS BUFFER CIRCUIT
INPUT DATA BUFFER CIRCUIT
17B
17C
I/O0
I/O4
DECODER CIRCUIT
201A
201B
MEMORY MAT SELECT SIGNAL
30L
30R
31L
31R
IORij
IOSij
IOSLij
IORLij
IORRij
IOSRij
YPi
YPLi
YPRi
YGi
YGLi
YGRi
SLA
SLP
SLN
SLL
SLR
VSA
RSAL
RSAR
M5L
M5R
SL
M40L
M40R
M41L
M41R
M20L
M20R
M21L
M21R
M22L
M22R
M23L
M23R
M24L
M24R
M25L
M25R
TRL
TRR
PCL
PCR
ECL
ECR
G-BLL
G-BLR
VMML
VMMR
DDCL
DDCR
RPCL
RPCR
PCDL
PCDR
MML
MMR
FPC
M26L
M26R
M27L
M27R
M28L
M28R
DTL
DTR
DLLR
DLRL
RDLL
RDLR
M9L
M9R
M10L
M10R
M11L
M11R
M6L
M6R
M7L
M7R
M8L
M8R
DLLA
DLRA
DLPL
DLPR
DLNL
DLNR
DLL
DLR
RPDL
RPDR
WL
SDi
SSi
MC
M1
M2
WDRV
DDCR

FIG. 43

SL/DL CIRCUIT LATCH DATA

WRITE DATA	UPPER DATA I/O4	LOWER DATA I/O0	UPON SELECTION OF LEFT MAT			UPON SELECTION OF RIGHT MAT		
			DLL	SL	DLR	DLL	SL	DLR
"01"	0	1	1	0	1	1	0	1
"00"	0	0	1	1	0	0	1	1
"10"	1	0	0	1	1	1	1	0
"11"	1	1	1	1	1	1	1	1

FIG. 44


START
01, 00, AND 10 WRITE CONTROL DATA LATCH PROCESSING
S1
"01" WRITE
S2
"01" WRITE VERIFY ?
S3
FAIL
PASS
"00" WRITE CONTROL DATA TRANSFER PROCESSING
S4
"00" WRITE
S5
"00" WRITE VERIFY ?
S6
FAIL
PASS
"10" WRITE CONTROL DATA TRANSFER PROCESSING
S7
"10" WRITE
S8
"10" WRITE VERIFY ?
S9
FAIL
PASS
"11" DISTURB CHECK ?
S10
FAIL
PASS
"10" ERRATIC CHECK ?
S11
FAIL
PASS
"00" ERRATIC CHECK ?
S12
FAIL
PASS
END
ABNORMAL END

FIG. 45

	WRITE SELECT (SL="0")	WRITE UNSELECT (SL="1")
AND MEMORY CELL	 MEMORY CELL : Vcg=17V → FN TUNNEL WRITING	 MEMORY CELL : Vcg=11V → WRITE UNSELECTION
AG-AND MEMORY CELL	 MEMORY CELL : Vds=5V → HC WRITE	 MEMORY CELL : Vds=0V (AG : CUT OFF) → WRITE UNSELECTION

FIG. 46
("11" DISTURB CHECK)



FIG. 47

(GENERATION OF "11" DATA)



FIG. 48

(4) "11" DISTURB CHECK

WRITE DATA	"11" DISTURB CHECK																							
	STEP 30						STEP 31						STEP 32						STEP 33					
	SL CLEAR BL(L)/(R) CLEAR						BL(R) PRECHARGE BL(L) PRECHARGE						DL(R) SELECT DISCHARGE						SL SENSE					
	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)
"01"	0	0	0	0	0	1	0	0.5	0	0	1	1	0	0.5	0	0	0	1	0	1	1	0	0	1
"00"	1	0	0	0	0	1	1	0.5	0	0	1	1	1	0.5	0	0	0	1	1	1	1	0	0	1
"10"	0	0	0	0	0	0	0	0.5	0	0	1	0	0	0.5	0	0	1	0	0	0	0	1	1	0
"11"	0	0	0	0	0	1	0	0.5	0	0	1	1	0	0.5	0	0	0	1	0	1	1	0	0	1

	STEP 34						STEP 35						STEP 36						STEP 37					
	DL(L) SELECT DISCHARGE BL(R) DISCHARGE						BL(R) PRECHARGE						SL CLEAR SL SENSE						BL(L)/(R) DISCHARGE					
	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)
	0	1	1	0	0	1	0	1	1	0	0.5	1	0	1	1	0	0	1	0	0	1	0	0	1
	1	0	1	0	0	1	1	0	1	0	0.5	1	1	0	0	1	1	1	1	0	0	1	0	1
	0	0	0	1	0	0	0	0	0	1	0.5	0	0	0	0	1	1	0	0	0	0	1	0	0
	0	1	1	0	0	1	0	1	1	0	0.5	1	0	1	1	0	0	1	0	0	1	0	0	1

	STEP 38						STEP 39						STEP 40						STEP 41					
	BL(L)/(R) PRECHARGE						MEMORY DISCHARGE (Vrw2)						BL(R) SELECT PRECHARGE						SL SENSE					
	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)
	0	0.5	1	0	1	1	0	0.5	1	0	1	1	0	0.5	1	0	1	1	0	0	0	1	1	1
	1	0.5	0	1	1	1	1	0.5	0	1	1	1	1	0.5	0	1	1	1	1	0	0	1	1	1
	0	0.5	0	1	1	0	0	0.5	0	1	0	0	0	0.5	0	1	1	0	0	0	0	1	1	0
	0	0.5	1	0	1	1	0	0.5	1	0	0	1	0	0.5	1	0	0	1	0	1	1	0	0	1

	STEP 42						STEP 43						STEP 44						STEP 45					
	BL(L)/(R) DISCHARGE BL(L)/(R) PRECHARGE						BL(R) SELECT DISCHARGE						MEMORY DISCHARGE (Vwe0)						SL SENSE ALL DETERMINATION					
	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)
	0	0.5	0	1	1	1	0	0.5	0	1	0	1	0	0.5	0	1	0	1	0	1	1	0	0	1
	1	0.5	0	1	1	1	1	0.5	0	1	0	1	1	0.5	0	1	0	1	1	1	1	0	0	1
	0	0.5	0	1	1	0	0	0.5	0	1	0	0	0	0.5	0	1	0	0	0	1	1	0	0	0
	0	0.5	1	0	1	1	0	0.5	1	0	1	1	0	0.5	1	0	0	1	0	1	1	0	0	1

▲ IN THE CASE OF PASS

FIG. 49

(RESTORATION OF "01" DATA)



FIG. 50

(PROGRAM RETRY)



(PROGRAM RETRY)
(1) DATA RESTORING PROCESSING

FIG. 51

WRITE DATA	INITIAL STATE	'01' DATA RESTORING PROCESSING + "11" DATA MASK PROCESSING																											
		SL INVERSION																											
	STEP 0	STEP 1						STEP 2						STEP 3						STEP 4									
	STATE OF ON-"01" WRITE ABNORMAL COMPLETION	BL(L)/(R) PRECHARGE						SELECT DISCHARGE SL(R)						SL CLEAR SL SENSE						BL(L)/(R) DISCHARGE									
	DL(L) BL(L) SL(L) SL(R) BL(R) DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)
"01" FAIL	0 1 0 1	0	0.4	1	0	0.7	1	0	0.4	1	0	0.7	1	0	0	0	1	0.7	1	0	0	0	1	0	1	0	0	0	1
PASS	0 0 1 1	0	0.4	0	1	0.7	1	0	0.4	0	1	0	1	0	0.7	1	0	0	1	0	0	1	0	0	1	0	0	1	0	0	1
"00"	1 0 1 1	1	0.4	0	1	0.7	1	1	0.4	0	1	0	1	1	0.7	1	0	0	1	1	0	1	0	0	1	1	0	1	0	0	1
"10"	0 0 1 0	0	0.4	0	1	0.7	0	0	0.4	0	1	0	0	0	0.7	1	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0
"11"	0 0 1 1	0	0.4	0	1	0.7	1	0	0.4	0	1	0	1	0	0.7	1	0	0	1	0	0	1	0	0	1	0	0	1	0	0	1

▲ GUARANTEE ONLY DL IN INITIAL STAGE

"11" DATA MASK PROCESSING																													
STEP 5						STEP 6						STEP 7						STEP 8						STEP 9					
BL(L)/(R) PRECHARGE						MEMORY DISCHARGE Vrw2						SELECT PRECHARGE SL(R)						SL CLEAR SL SENSE						BL(L)/(R) DISCHARGE					
DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)
0	0.4	0	1	0.7	1	0	0.4	0	1	0.7/0	1	0	0.4	0	1	0.7	1	0	0	0	1	0.7	1	0	0	0	1	0	1
0	0.4	1	0	0.7	1	0	0.4	1	0	0.7	1	0	0.4	1	0	0.7	1	0	0	0	1	0.7	1	0	0	0	1	0	1
1	0.4	1	0	0.7	1	1	0.4	1	0	0	1	1	0.4	1	0	0	1	1	0.7	1	0	0	1	1	0	1	0	0	1
0	0.4	1	0	0.7	0	0	0.4	1	0	0	0	0	0.4	1	0	0	0	0	0.7	1	0	0	0	0	0	1	0	0	0
0	0.4	1	0	0.7	1	0	0.4	1	0	0	1	0	0.4	1	0	0	1	0	0.7	1	0	0	1	0	0	1	0	0	1

▲ "01" FAIL MEANS THAT Vth STATE IS DIVIDED WITH Vrw2 AS BORDER
▲ MASK "01" FAIL

FIG. 52


"10" DATA MASK PROCESSING
SL INVERSION
STEP 10
STEP 11
STEP 12
STEP 13
BL(L)/(R) PRECHARGE
BL(R) SELECT DISCHARGE
SL CLEAR SL SENSE
BL(L)/(R) DISCHARGE
WRITE DATA
DL(L) BL(L) SL(L) SL(R) BL(R) DL(R)
"01" FAIL
PASS
"00"
"10"
"11"
▲ VALUE OF SL VARIES ACCORDING TO Vth STATE UPON "00" AND "10" WRITE ABNORMAL END AFTER STEP 10, DESCRIBE "00" AND "10" ABNORMAL END IN CONSIDERATION THEREOF
"10" DATA MASK PROCESSING
STEP 14
STEP 15
STEP 16
STEP 17
BL(L)/(R) PRECHARGE DL(R)
BL(R) SELECT DISCHARGE SL(R)
BL(R) SELECT PRECHARGE
SL CLEAR SL SENSE
"00" DATA MASK PROCESSING
STEP 18
STEP 19
STEP 20
BL(L) SELECT DISCHARGE BL(R) DISCHARGE
BL(R) PRECHARGE
SL CLEAR SL SENSE

FIG. 53

(DATA RECOVERY READ)



FIG. 54

(DATA RECOVERY READ)

WRITE DATA	DATA LATCH PROCESSING (COMBINATION OF UPPER BITS)																							
	STEP 0						STEP 1						STEP 2						STEP 3					
	INITIAL DATA						BL(L) PRECHARGE						BL(L) SELECT DISCHARGE DL(L)						BL(L) SELECT DISCHARGE SL(L)					
	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)
"01"	0		1	0		1	0	1.2	1	0		1	0	1.2	1	0		1	0	0	1	0		1
"00"	1		0	1		1	1	1.2	0	1		1	1	0	0	1		1	1	0	0	1		1
"10"	0		0	1		0	0	1.2	0	1		0	0	1.2	0	1		0	0	1.2	0	1		0
"11"	0		0	1		1	0	1.2	0	1		1	0	1.2	0	1		1	0	1.2	0	1		1

▲ AFTER COMPLETION OF PROGRAM RETRY DATA LATCH

STEP 4						STEP 5					
DL(L) CLEAR DL(L) SENSE						BL(L) DISCHARGE					
DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)
0	0	1	0		1	0	0	1	0		1
0	0	0	1		1	0	0	0	1		1
1	1.2	0	1		0	1	0	0	1		0
1	1.2	0	1		1	1	0	0	1		1

▲ DETERMINATION OF UPPER BIT

(COMBINATION OF LOWER BITS)																							
STEP 6						STEP 7						STEP 8						STEP 9					
BL(L) SELECT PRECHARGE DL(L) & SL(L)						BL(R) PRECHARGE						SL CLEAR SL SENSE						BL(L)/(R) DISCHARGE					
DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)
0	0.7	1	0		1	0	0.7	1	0	0.4	1	0	0.7	0.7	0	0	1	0	0	1	0	0	1
0	0	0	1		1	0	0	0	1	0.4	1	0	0	0	0.4	0.4	1	0	0	0	1	0	1
1	0.7	0	1		0	1	0.7	0	1	0.4	0	1	0.7	0.7	0	0	0	1	0	1	0	0	0
1	0.7	0	1		1	1	0.7	0	1	0.4	1	1	0.7	0.7	0	0	1	1	0	1	0	0	1

STEP 10						STEP 11						STEP 12						STEP 13					
BL(R) PRECHARGE						BL(R) SELECT DISCHARGE DL(R)						BL(R) SELECT PRECHARGE SL(R)						DL(R) CLEAR DL(R) SENSE					
DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)	DL(L)	BL(L)	SL(L)	SL(R)	BL(R)	DL(R)
0	0	1	0	1.2	1	0	0	1	0	0	1	0	0	1	0	0	1	0	0	1	0	0	0
0	0	0	1	1.2	1	0	0	0	1	0	1	0	0	0	1	1.2	1	0	0	0	1	1.2	1
1	0	1	0	1.2	0	1	0	1	0	1.2	0	1	0	1	0	1.2	0	1	0	1	0	1.2	1
1	0	1	0	1.2	1	1	0	1	0	0	1	1	0	1	0	0	1	1	0	1	0	0	0

▲
DETERMINATION OF LOWER BIT

FIG. 55


DEEP STANDBY
Vcc
POWER OFF
RES
COLUMN ADDRESS INPUT
OE SC
CA(1) CA(2)
CA(1)', CA(2)'
00H/F0H
READ(1)/(2)SETUP
SA(1), SA(2)
SECTOR ADDRESS INPUT
OE, SC
READ(1)/(2)
FFH
CE
90H
ID READ SETUP
CDE, OE
ID READ
BUSY
20H
SECTOR ERASE SETUP
BOH
ERASE START
STATUS REGISTER READ
ERASE FINISH
SC, CDE
PD(m)~ PD(m+j)
10H/ 11H
PROGRAM (1)/(4)SETUP
PD0~PD 2111
40H
PROGRAM DATA INPUT
PROGRAM START
PROGRAM FINISH
1FH/ 0FH
PROGRAM (2)/(3)SETUP
(NOTE3)
STANDBY
OUTPUT DISABLE
STATUS REGISTER CLEAR
PROGRAM OR ERASE ERROR
(NOTE2)
50H
ERROR
ERROR STANDBY (NOTE4)
(NOTE1) 01H
DATA RECOVERY READ SETUP
DATA RECOVERY READ
(NOTE1) 12H
PROGRAM RETRY SETUP
SECTOR ADDRESS INPUT
STATUS REGISTER READ